



# Radionica digitalnog dizajna IV

dr. sc. Jurica Kandrata

Centar za svemirsku i inovativnu tehnologiju

17. ožujka 2024.


wlan: kpckat  
pass:kpc123456

# Raspored


| 17. ožujak 2024., nedjelja |                                                                                                                              |
|----------------------------|------------------------------------------------------------------------------------------------------------------------------|
| 9.00 - 12.00               | <ul style="list-style-type: none"><li>• Memorijska sučelkja</li><li>• Automati</li><li>• Rad na tt06-csit-luks (I)</li></ul> |
| 12.00 - 12.4               | Pauza za ručak                                                                                                               |
| 12.45 - 15.00              | <ul style="list-style-type: none"><li>• Rad na tt06-csit-luks (II)</li></ul>                                                 |

# Memorijska sučelja

# VALID/READY access (I)




## VALID/READY access (II)




Automati

# Dijagram stanja



# Implementacija



# Verilog RTL kod


```
reg [3:0] <state> = <state1>;
```

```
always @(posedge <clock>)
  if (<reset>) begin
    <state> <= <state1>;
    <outputs> <= <initial_values>;
  end
  else
    case (state)
      <state1> : begin
        if (<condition>)
          <state> <= <next_state>;
        else if (<condition>)
          <state> <= <next_state>;
        else
          <state> <= <next_state>;
          <outputs> <= <values>;
        end
      end
    end
```

Rad na tt06-csit-luks

# Github repozitorij

- <https://github.com/jk2102/tt06-csit-luks>



# Ciljevi

- Definicija spojne liste (portlist)
- Testbench pojedinih modula
- Testbench top level wrappera
- FPGA prototip